An approach to Verilog-VHDL interoperability for synchronous designs
نویسندگان
چکیده
This paper suggests that synchronous designs written in either Verilog or VHDL can be interpreted in terms of a common Hierarchical Finite State Machine model, and shows the principles for extracting the semantics of designs described in either language. Sublanguages with identical semantics are identified, and an algorithm for inferring a minimal number of state variables from VHDL processes is given. This common semantic model can be used as a kernel for cycle-based simulation, formal verification, and synthesis, irrespective of the source language. In particular, Verilog and VHDL descriptions can be proven equivalent, and modules developed in one language can be reused in projects documented in the other one. This approach has been prototyped by the implementation of a semantic link between the VIS system of Berkeley and the Prevail system of TIMA.
منابع مشابه
Identification of non-redundant memorizing elements in VHDL synchronous designs for formal verification tools
Formal tools for the verification of HDL synchronous descriptions are currently in development for both the Verilog [2,3] and VHDL languages [1], but little work has been done on tools able to handle both languages [8]. The well known reason is that VHDL and Verilog's simulation semantics are quite different. So, the task of deciding formally whether two synchronous descriptions written in the ...
متن کاملUniversal Verification Methodology (UVM)-based Random Verification through VCS and CustomSim in Analog Mixed-signal Designs for Faster Coverage Closure
This paper describes application of RTL verification methodology in analog mixed-signal (AMS) designs. Given the increasing complexity of mixed-signal circuits, it is important to increase the volume and variance in stimulus to ensure functional correctness. Lengthy run times of SPICE-based mixed-signal simulations are a significant productivity bottleneck in coverage closure and testplan compl...
متن کاملIntegrated Design Environment for Reconfigurable HPC
Using FPGAs to accelerate High Performance Computing (HPC) applications is attractive, but has a huge associated cost: the time spent, not for developing efficient FPGA code but for handling interfaces between CPUs and FPGAs. The usual difficulties are the discovery of interface libraries and tools, and the selection of methods to debug and optimize the communications. Our GALS (Globally Asynch...
متن کاملSpecification of Control Flow Properties for Verification of Synthesized VHDL Designs
Behavioral speciications in VHDL contain multiple communicating processes. Register level designs synthesized from these speciications contain a data path represented as a netlist and a controller consisting of multiple communicating synchronous nite state machines. These nite state machines together implement the control ow speciied in and implied by the behavioral speciication in VHDL. This p...
متن کاملReusing Verilog Designs in the Synchronous Language Esterel
Veriest is an automatic translator that converts synthesizable Verilog designs into the synchronous language Esterel. The translation into a synchronous language can expose hidden flaws in the original design, including subtle race conditions. In addition, the extensive libraries of verified Verilog designs can now be reused in synchronous designs. Verilog and Esterel have different models and ...
متن کامل